Research on Header Files Nested Relationship Based on Veriong HDL to SystemC
JI Hong-yang
Abstract
JI Hong-yang
Abstract
With the rapid development of large scale integrated circuits,hardware and software co-design and verification techniques become increasingly important.Hardware language Verilog HDL and software language SystemC problems of the compiler switches have become popular.This paper studies the equivalent SystemC header files generated nested relations in semantics of Verilog HDL to SystemC compiler transformation.First the problem model is proposed,then the algorithm which constructed the dependency tree is used to solve the problem,and finally a reasonable result is get.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
With the rapid development of large scale integrated circuits,hardware and software co-design and verification techniques become increasingly important.Hardware language Verilog HDL and software language SystemC problems of the compiler switches have become popular.This paper studies the equivalent SystemC header files generated nested relations in semantics of Verilog HDL to SystemC compiler transformation.First the problem model is proposed,then the algorithm which constructed the dependency tree is used to solve the problem,and finally a reasonable result is get.
Key concepts: SystemC, Computer science, Verilog, Header, Compiler, Programming language, Hardware description language, Computer architecture