2004•China Cable TelevisionRequires access

New Technology of RS Decoder of DVB Standard

Hu Xu

Open publisher page 0 citations

Abstract

Based on RS decoding algorithm,combining with the specific requirements of the decoding module in the digital video broadcast system, also with the modularization conception, we apply FPGA technique to implement RS decoding circuit by means of optimizing and amending of BM algorithm, and we have simulated the design on QUARTUSII platform, then verified it on hardware circuits board. For pipeline structure and new non-inversion BM algorithm as well as optimized design in some key steps having been exploited, the decoder has the properties of high processing speed with 20Msps and small resource.

About this research paper

What this paper is about

Based on RS decoding algorithm,combining with the specific requirements of the decoding module in the digital video broadcast system, also with the modularization conception, we apply FPGA technique to implement RS decoding circuit by means of optimizing and amending of BM algorithm, and we have simulated the design on QUARTUSII platform, then verified it on hardware circuits board. For pipeline structure and new non-inversion BM algorithm as well as optimized design in some key steps having been exploited, the decoder has the properties of high processing speed with 20Msps and small resource.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Based on RS decoding algorithm,combining with the specific requirements of the decoding module in the digital video broadcast system, also with the modularization conception, we apply FPGA technique to implement RS decoding circuit by means of optimizing and amending of BM algorithm, and we have simulated the design on QUARTUSII platform, then verified it on hardware circuits board. For pipeline structure and new non-inversion BM algorithm as well as optimized design in some key steps having been exploited, the decoder has the properties of high processing speed with 20Msps and small resource.

Key concepts: Decoding methods, Computer science, Field-programmable gate array, Modular programming, Digital Video Broadcasting, Pipeline (software), Computer hardware, Key (lock)

Related papers

Back to paper searchBrowse research topicsOriginal source
New Technology of RS Decoder of DVB Standard — Research Paper | ScholarLens