New Technology of RS Decoder of DVB Standard
Hu Xu
Abstract
Hu Xu
Abstract
Based on RS decoding algorithm,combining with the specific requirements of the decoding module in the digital video broadcast system, also with the modularization conception, we apply FPGA technique to implement RS decoding circuit by means of optimizing and amending of BM algorithm, and we have simulated the design on QUARTUSII platform, then verified it on hardware circuits board. For pipeline structure and new non-inversion BM algorithm as well as optimized design in some key steps having been exploited, the decoder has the properties of high processing speed with 20Msps and small resource.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Based on RS decoding algorithm,combining with the specific requirements of the decoding module in the digital video broadcast system, also with the modularization conception, we apply FPGA technique to implement RS decoding circuit by means of optimizing and amending of BM algorithm, and we have simulated the design on QUARTUSII platform, then verified it on hardware circuits board. For pipeline structure and new non-inversion BM algorithm as well as optimized design in some key steps having been exploited, the decoder has the properties of high processing speed with 20Msps and small resource.
Key concepts: Decoding methods, Computer science, Field-programmable gate array, Modular programming, Digital Video Broadcasting, Pipeline (software), Computer hardware, Key (lock)