2005•Unpublished venueRequires access

IP Core Design for Varied Parameters RS Decoder

Gaohui Liu

Abstract

A variable RS decoder with IP core circuit is designed in this paper,and the circuit can decode RS(15,5),RS(15,7),RS(15,9) and RS(15,11).BM iterative decode algorithm is availed in the decoder,and the circuit has been imporoved to decode complicated RS code.Moreover,there are many shareable modules used in the decoder,and it can reduce the circuit scale.The decoder is described by Verilog Hardware Description Language,and verified in FPGA.The paper shows the hardware verification result in logic analyzer.

About this research paper

What this paper is about

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Key concepts: Verilog, Computer science, Field-programmable gate array, Soft-decision decoder, Decoding methods, Code (set theory), Computer hardware, Core (optical fiber)