An accurate large-signal model for RF SOI LDMOS including self-heating effect
Huang Wang, Lingling Sun, Zhiping Yu, Jun Liu
Abstract
Huang Wang, Lingling Sun, Zhiping Yu, Jun Liu
Abstract
An accurate RF SOI LDMOS large-signal equivalent circuit model based on NXP MOS Model 20 (MM20) is presented. The avalanche effect and the power dissipation caused by self-heating are described. The RF parasitic elements are extracted directly from measured S-parameters with analytical methods. Then their final values are obtained quickly and accurately through necessary optimization. The model is validated in DC, AC small-signal, and large-signal analyses for an RF SOI LDMOS of 20-fingers (channel mask length, L = 1μm, finger width, W = 50 μm) gate with high resistivity substrate and body-contact. Excellent agreement is achieved between simulated and measured results for DC, S-parameters (10 MHz~20.01 GHz), and power characteristics, which shows our model is accurate and reliable. MM20 is improved for RF SOI LDMOS large-signal applications. This model has been implemented in Verilog-A using the ADS circuit simulator (hpeesofsim).
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
An accurate RF SOI LDMOS large-signal equivalent circuit model based on NXP MOS Model 20 (MM20) is presented. The avalanche effect and the power dissipation caused by self-heating are described. The RF parasitic elements are extracted directly from measured S-parameters with analytical methods. Then their final values are obtained quickly and accurately through necessary optimization. The model is validated in DC, AC small-signal, and large-signal analyses for an RF SOI LDMOS of 20-fingers (channel mask length, L = 1μm, finger width, W = 50 μm) gate with high resistivity substrate and body-contact. Excellent agreement is achieved between simulated and measured results for DC, S-parameters (10 MHz~20.01 GHz), and power characteristics, which shows our model is accurate and reliable. MM20 is improved for RF SOI LDMOS large-signal applications. This model has been implemented in Verilog-A using the ADS circuit simulator (hpeesofsim).
Key concepts: LDMOS, Silicon on insulator, Large-signal model, SIGNAL (programming language), Radio frequency, Materials science, Equivalent circuit, RF power amplifier