2002•Unpublished venueRequires access

Object oriented ARM7 coprocessor

Giuliano Donzellini, S. Nervi, D. Ponta, S. Rossi, Stefano Rovetta

Open publisher page 1 citations

Abstract

This paper presents preliminary results on the design of an Object Coprocessor (OCP) cooperating with a RISC-architecture processor (ARM7, by Advanced RISC Machines Ltd). This coprocessor implements in hardware some low-level processing and control steps required by the object-oriented model. The processor and the OCP constitute a processing architecture whose extended instruction set features "object" treatment capabilities. Some special coprocessor instruction codes ("Object Instructions") have been introduced. Concepts such as "Polymorphism" and "Virtual methods" are supported at the hardware level. Preliminary results using typical object-oriented sequences show a gain in speed over a pure software implementation, on the same RISC machine. The specific design presented here refers to a prototype implementation that is currently under development and supported by the European Union Esprit Project (7517 SUMIS).

About this research paper

What this paper is about

This paper presents preliminary results on the design of an Object Coprocessor (OCP) cooperating with a RISC-architecture processor (ARM7, by Advanced RISC Machines Ltd). This coprocessor implements in hardware some low-level processing and control steps required by the object-oriented model. The processor and the OCP constitute a processing architecture whose extended instruction set features "object" treatment capabilities. Some special coprocessor instruction codes ("Object Instructions") have been introduced. Concepts such as "Polymorphism" and "Virtual methods" are supported at the hardware level. Preliminary results using typical object-oriented sequences show a gain in speed over a pure software implementation, on the same RISC machine. The specific design presented here refers to a prototype implementation that is currently under development and supported by the European Union Esprit Project (7517 SUMIS).

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper presents preliminary results on the design of an Object Coprocessor (OCP) cooperating with a RISC-architecture processor (ARM7, by Advanced RISC Machines Ltd). This coprocessor implements in hardware some low-level processing and control steps required by the object-oriented model. The processor and the OCP constitute a processing architecture whose extended instruction set features "object" treatment capabilities. Some special coprocessor instruction codes ("Object Instructions") have been introduced. Concepts such as "Polymorphism" and "Virtual methods" are supported at the hardware level. Preliminary results using typical object-oriented sequences show a gain in speed over a pure software implementation, on the same RISC machine. The specific design presented here refers to a prototype implementation that is currently under development and supported by the European Union Esprit Project (7517 SUMIS).

Key concepts: Coprocessor, Reduced instruction set computing, Computer science, Instruction set, Object (grammar), Computer architecture, Software, Embedded system

Related papers

Back to paper searchBrowse research topicsOriginal source
Object oriented ARM7 coprocessor — Research Paper | ScholarLens