A High CMRR, High Slew Rate, Low Total Harmonic Distortion CMOS OTA for HF Applications
Anup Mane, Deepa Yagain
Abstract
Anup Mane, Deepa Yagain
Abstract
A balanced OTA which is the simplest configuration of an operational transconductance amplifier is chosen as a basic building block for the present work and the performance is verified in terms of CMRR, slew rate and total harmonic distortion (THD). A design procedure has been adopted to improve the circuit behaviour. The resulting OTA has improvement as compared to the basic balanced OTA in terms of better CMRR, slew rate and lower THD. Further, the improved circuit of balanced OTA is used to implement tunable OTA. The tunable OTA designed in the present work has CMRR of 56 dB, slew rate of 1.6 V/ns and total harmonic distortion of 0.6%. The circuits are implemented in 130 nm using TSMC MOSIS Level-49 model in HSPICE simulator and the physical implementation (layouts) has been done in Tanner EDA L-Edit.
OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A balanced OTA which is the simplest configuration of an operational transconductance amplifier is chosen as a basic building block for the present work and the performance is verified in terms of CMRR, slew rate and total harmonic distortion (THD). A design procedure has been adopted to improve the circuit behaviour. The resulting OTA has improvement as compared to the basic balanced OTA in terms of better CMRR, slew rate and lower THD. Further, the improved circuit of balanced OTA is used to implement tunable OTA. The tunable OTA designed in the present work has CMRR of 56 dB, slew rate of 1.6 V/ns and total harmonic distortion of 0.6%. The circuits are implemented in 130 nm using TSMC MOSIS Level-49 model in HSPICE simulator and the physical implementation (layouts) has been done in Tanner EDA L-Edit.
Key concepts: Slew rate, Total harmonic distortion, CMOS, Electronic engineering, Computer science, Transconductance, Amplifier, Electrical engineering