2002•Unpublished venueRequires access

Architectures for network processing

J. Williams

Abstract

Packet processing is the heart of most networking equipment. The network processor (NP) promises the ability to perform packet processing with the flexibility of a microprocessor but with the performance of a dedicated ASIC. In this paper, we survey common architectural features of most commercially available NPs. The NP is a programmable processor optimized to perform packet processing at wire rates in networking equipment. It is a classic tradeoff in the continuum of programmable processors verses dedicated hardware.

About this research paper

What this paper is about

Why it matters

OpenAlex reports 16 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Key concepts: Packet processing, Network processor, Application-specific integrated circuit, Computer science, Microprocessor, Network packet, Embedded system, Flexibility (engineering)