ScholarLens Back to search
2010•Asia-Pacific Microwave ConferenceRequires access

6.8–10 GHz frequency synthesizer for software-defined-radio

Hsiao‐Chin Chen, Shey‐Shi Lu

Open publisher page 1 citations

Abstract

A 6.8–10 GHz fractional-N frequency synthesizer for the software-defined-radio is presented in 90-nm CMOS technology. Differentially tuned varactors are employed to achieve a VCO with a wide tuning range and low phase noise. The charge pump current is varied to optimize the loop bandwidth over the entire VCO tuning range from 6.8 GHz to 10 GHz. The power dissipation of the synthesizer chip is 59 mW. The synthesizer achieves the close-in phase noise of −91 dBc/Hz and the reference spur of −68 dBc at the integer-N mode. The synthesizer can settle to the desired frequency within 10∼11 us in each application band while offering a frequency resolution of 3 Hz.

About this research paper

What this paper is about

A 6.8–10 GHz fractional-N frequency synthesizer for the software-defined-radio is presented in 90-nm CMOS technology. Differentially tuned varactors are employed to achieve a VCO with a wide tuning range and low phase noise. The charge pump current is varied to optimize the loop bandwidth over the entire VCO tuning range from 6.8 GHz to 10 GHz. The power dissipation of the synthesizer chip is 59 mW. The synthesizer achieves the close-in phase noise of −91 dBc/Hz and the reference spur of −68 dBc at the integer-N mode. The synthesizer can settle to the desired frequency within 10∼11 us in each application band while offering a frequency resolution of 3 Hz.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A 6.8–10 GHz fractional-N frequency synthesizer for the software-defined-radio is presented in 90-nm CMOS technology. Differentially tuned varactors are employed to achieve a VCO with a wide tuning range and low phase noise. The charge pump current is varied to optimize the loop bandwidth over the entire VCO tuning range from 6.8 GHz to 10 GHz. The power dissipation of the synthesizer chip is 59 mW. The synthesizer achieves the close-in phase noise of −91 dBc/Hz and the reference spur of −68 dBc at the integer-N mode. The synthesizer can settle to the desired frequency within 10∼11 us in each application band while offering a frequency resolution of 3 Hz.

Key concepts: Frequency synthesizer, dBc, Phase noise, Voltage-controlled oscillator, Phase-locked loop, Direct digital synthesizer, CMOS, Electronic engineering

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
6.8–10 GHz frequency synthesizer for software-defined-radio — Research Paper | ScholarLens