Subnanosecond 8 Bit Normally-Off GaAs SRAM
Pierrette Frey, Bertrand Gabillard, Marc Rocchi
Abstract
Pierrette Frey, Bertrand Gabillard, Marc Rocchi
Abstract
This paper presents the design and fabrication of the first subnanosecond 8 bit - Normally-off GaAs SRAM ever reported. The fabrication process based on 0.9 ?m long recessed gate MESFET's utilises only one active layer. Its simplicity makes it easily adaptable to much higher density circuits. The 8 bit - SRAM has yielded an access time of 0.9 ns for a corresponding power consumption (output buffer excluded) of 6.5 mW.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper presents the design and fabrication of the first subnanosecond 8 bit - Normally-off GaAs SRAM ever reported. The fabrication process based on 0.9 ?m long recessed gate MESFET's utilises only one active layer. Its simplicity makes it easily adaptable to much higher density circuits. The 8 bit - SRAM has yielded an access time of 0.9 ns for a corresponding power consumption (output buffer excluded) of 6.5 mW.
Key concepts: MESFET, Static random-access memory, Fabrication, Electronic circuit, Bit (key), Electronic engineering, Power consumption, Logic gate