Thermal cycling test results of CSP and RF assemblies
Reza Ghaffarian, G.E. Nelson, Matthew Cooper, D.C.C. Lam, Steve Strudler, Abhay Umdekar, K. Selk, Bill Bjorndahl, Randy Duprey
Abstract
Reza Ghaffarian, G.E. Nelson, Matthew Cooper, D.C.C. Lam, Steve Strudler, Abhay Umdekar, K. Selk, Bill Bjorndahl, Randy Duprey
Abstract
A JPL-led chip scale package (CSP) Consortium of enterprises, composed of representing agencies and private companies, recently joined together to pool in-kind resources for developing the quality and reliability of chip scale packages (CSPs) for a variety of projects.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A JPL-led chip scale package (CSP) Consortium of enterprises, composed of representing agencies and private companies, recently joined together to pool in-kind resources for developing the quality and reliability of chip scale packages (CSPs) for a variety of projects.
Key concepts: Reliability (semiconductor), Temperature cycling, Scale (ratio), Variety (cybernetics), Chip, Chip-scale package, Test (biology), Reliability engineering