ScholarLens Back to search
2003•Unpublished venueRequires access

A low phase noise fully integrated 2-GHz CMOS LC VCO design

Weixin Kong, H. C. Lin

Open publisher page 0 citations

Abstract

This paper describes the design and analysis of a fully integrated CMOS Voltage Controlled Oscillators (VCO). The VCO is designed in TSMC 0.25µm single-poly, 5-metal CMOS process. It is designed to have a tuning range greater than 15% covering the frequency bands of WLAN 802.11b while consuming less than 7 mW of power. A generalized linear phase noise model is developed to predict VCO performance from circuit parameters. The model is used to optimize phase noise under power consumption constraint. The final VCO design achieves a low phase noise of-126 dBc/Hz at 1 MHz offset from carrier.

About this research paper

What this paper is about

This paper describes the design and analysis of a fully integrated CMOS Voltage Controlled Oscillators (VCO). The VCO is designed in TSMC 0.25µm single-poly, 5-metal CMOS process. It is designed to have a tuning range greater than 15% covering the frequency bands of WLAN 802.11b while consuming less than 7 mW of power. A generalized linear phase noise model is developed to predict VCO performance from circuit parameters. The model is used to optimize phase noise under power consumption constraint. The final VCO design achieves a low phase noise of-126 dBc/Hz at 1 MHz offset from carrier.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper describes the design and analysis of a fully integrated CMOS Voltage Controlled Oscillators (VCO). The VCO is designed in TSMC 0.25µm single-poly, 5-metal CMOS process. It is designed to have a tuning range greater than 15% covering the frequency bands of WLAN 802.11b while consuming less than 7 mW of power. A generalized linear phase noise model is developed to predict VCO performance from circuit parameters. The model is used to optimize phase noise under power consumption constraint. The final VCO design achieves a low phase noise of-126 dBc/Hz at 1 MHz offset from carrier.

Key concepts: Voltage-controlled oscillator, Phase noise, dBc, CMOS, Offset (computer science), Electronic engineering, Electrical engineering, Power consumption

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
A low phase noise fully integrated 2-GHz CMOS LC VCO design — Research Paper | ScholarLens