Higher NMOS Single Event Transient Susceptibility Compared to PMOS in Sub-20nm Bulk FinFET
Qian Sun, Yang Guo, Bin Liang, Ming Tao, Yaqing Chi, Pengcheng Huang, Zhenyu Wu, Deng Luo, Jianjun Chen
Abstract
Qian Sun, Yang Guo, Bin Liang, Ming Tao, Yaqing Chi, Pengcheng Huang, Zhenyu Wu, Deng Luo, Jianjun Chen
Abstract
The single event transient (SET) susceptibility in the sub-20nm bulk FinFET process is studied in this letter. It is firstly found that NMOS is more sensitive to SET compared with PMOS, which is opposite to the planar CMOS process. A FinFET Technology Computer-Aid Design (TCAD) model is established to research the underlying physical mechanisms. Results show that two factors lead to the difference in SET susceptibility between NMOS and PMOS. First, the drift & diffusion (DD) plays more role than bipolar amplification (BA) in FinFET-PMOS, causing lower SET sensitivity than planar-PMOS. Second, source and drain (S/D) collect more charge in NMOS, causing more sensitivity of SET compared to PMOS.
OpenAlex reports 8 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The single event transient (SET) susceptibility in the sub-20nm bulk FinFET process is studied in this letter. It is firstly found that NMOS is more sensitive to SET compared with PMOS, which is opposite to the planar CMOS process. A FinFET Technology Computer-Aid Design (TCAD) model is established to research the underlying physical mechanisms. Results show that two factors lead to the difference in SET susceptibility between NMOS and PMOS. First, the drift & diffusion (DD) plays more role than bipolar amplification (BA) in FinFET-PMOS, causing lower SET sensitivity than planar-PMOS. Second, source and drain (S/D) collect more charge in NMOS, causing more sensitivity of SET compared to PMOS.
Key concepts: NMOS logic, PMOS logic, MOSFET, Transient (computer programming), CMOS, Sensitivity (control systems), Materials science, Optoelectronics