1996Unpublished venueRequires access

Microelectronic Chip Attach With Silver Filled Epoxies: An Analytical and Experimental Study

K. J. Zwick, P. S. Ayyaswamy, I. M. Cohen

Open publisher page 0 citations

Abstract

Abstract In microelectronic chip packages, a mechanical bond between the chip and the leadframe is formed by depositing a pattern of epoxy drops on the lead frame, and then placing the chip on top of the epoxy. A small force is applied to the top of the chip which causes the epoxy to squeeze out under the chip and form a complete, void-free bond between the chip and the lead frame. In this paper, we analyze the squeezing flow of the bonding epoxy, and demonstrate that the bonding time is longer for large chips than for small chips. We also present the results of some related experiments on the squeezing flow of the epoxy. We find that the squeezing behavior predicted by our analysis agrees very well with the measured behavior under typical bonding conditions. Finally, we discuss two methods of reducing the bonding time, and the advantages and disadvantages associated with each of these methods.

About this research paper

What this paper is about

Abstract In microelectronic chip packages, a mechanical bond between the chip and the leadframe is formed by depositing a pattern of epoxy drops on the lead frame, and then placing the chip on top of the epoxy. A small force is applied to the top of the chip which causes the epoxy to squeeze out under the chip and form a complete, void-free bond between the chip and the lead frame. In this paper, we analyze the squeezing flow of the bonding epoxy, and demonstrate that the bonding time is longer for large chips than for small chips. We also present the results of some related experiments on the squeezing flow of the epoxy. We find that the squeezing behavior predicted by our analysis agrees very well with the measured behavior under typical bonding conditions. Finally, we discuss two methods of reducing the bonding time, and the advantages and disadvantages associated with each of these methods.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Abstract In microelectronic chip packages, a mechanical bond between the chip and the leadframe is formed by depositing a pattern of epoxy drops on the lead frame, and then placing the chip on top of the epoxy. A small force is applied to the top of the chip which causes the epoxy to squeeze out under the chip and form a complete, void-free bond between the chip and the lead frame. In this paper, we analyze the squeezing flow of the bonding epoxy, and demonstrate that the bonding time is longer for large chips than for small chips. We also present the results of some related experiments on the squeezing flow of the epoxy. We find that the squeezing behavior predicted by our analysis agrees very well with the measured behavior under typical bonding conditions. Finally, we discuss two methods of reducing the bonding time, and the advantages and disadvantages associated with each of these methods.

Key concepts: Microelectronics, Epoxy, Chip, Lead frame, Void (composites), Materials science, Wire bonding, Chip-scale package

Related papers

Back to paper searchBrowse research topicsOriginal source
Microelectronic Chip Attach With Silver Filled Epoxies: An Analytical and Experimental Study — Research Paper | ScholarLens