A Low-Power High-Precision Low-Dropout Regulator For Biomedical Implants
Vahid Baghbani Khezerlu, Mohammad Yavari, Mortaza Mojarad
Abstract
Vahid Baghbani Khezerlu, Mohammad Yavari, Mortaza Mojarad
Abstract
This article presents a new low-power, high-gain and high-precision output capacitor-less low-dropout (LDO) regulator for biomedical implants. The proposed LDO regulator consists of an adaptive biased super class-AB recycling folded-cascode error amplifier which provides a high and almost constant gain for the system over the output current range. Due to the specific structure of the proposed regulator, a novel compensation method has been designed and utilized to guarantee the system’s stability over various conditions of load and process. The proposed LDO regulator has been simulated in TSMC-0.1S$\mu$m CMOS technology with a quiescent current of 1.99 $\mu$A at no load. The regulator’s output voltage is 1.SV with 200mV dropout voltage, and the maximum output current of the LDO is 10 mA. Furthermore, simulation results shows improved line and load regulations, which equals 3 mV/V and 20 $\mu$V/mA, respectively.
OpenAlex reports 3 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This article presents a new low-power, high-gain and high-precision output capacitor-less low-dropout (LDO) regulator for biomedical implants. The proposed LDO regulator consists of an adaptive biased super class-AB recycling folded-cascode error amplifier which provides a high and almost constant gain for the system over the output current range. Due to the specific structure of the proposed regulator, a novel compensation method has been designed and utilized to guarantee the system’s stability over various conditions of load and process. The proposed LDO regulator has been simulated in TSMC-0.1S$\mu$m CMOS technology with a quiescent current of 1.99 $\mu$A at no load. The regulator’s output voltage is 1.SV with 200mV dropout voltage, and the maximum output current of the LDO is 10 mA. Furthermore, simulation results shows improved line and load regulations, which equals 3 mV/V and 20 $\mu$V/mA, respectively.
Key concepts: Dropout (neural networks), Low-dropout regulator, Regulator, Power (physics), Computer science, Dropout voltage, Voltage regulator, Engineering