A complete design for power methodology and flow for large ASICs
Raymond Nijssen, Ed Huijbregts
Abstract
Raymond Nijssen, Ed Huijbregts
Abstract
Few aspects in ASIC design automation have become so pervasive as power. Design constraints due to power are being imposed throughout the entire design methodology and flow to control cost, reliability and performance of the products. With every future integrated circuit fabrication technology these constraints will be tightened further and new constraints are emerging. For large designs in particular this requires a new methodology and flow. We present how this trend impacts physical design, and we convey the point that the solution must be more automated, comprehensive and integrated.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Few aspects in ASIC design automation have become so pervasive as power. Design constraints due to power are being imposed throughout the entire design methodology and flow to control cost, reliability and performance of the products. With every future integrated circuit fabrication technology these constraints will be tightened further and new constraints are emerging. For large designs in particular this requires a new methodology and flow. We present how this trend impacts physical design, and we convey the point that the solution must be more automated, comprehensive and integrated.
Key concepts: Design flow, Application-specific integrated circuit, Physical design, Reliability (semiconductor), Integrated circuit design, Computer science, Reliability engineering, Electronic design automation