A Fast Settling, High Slew Rate CMOS Recycling Folded Cascode Operational Transconductance Amplifier (OTA) for High Speed Applications
Gargi Nandi, Sameer Yadav, PN Kondekar
Abstract
Gargi Nandi, Sameer Yadav, PN Kondekar
Abstract
Improved recycling folded cascode(RFC) operational transconductance amplifier(OTA) is presented in this brief. Performance of the proposed OTA is significantly enhanced in comparison to conventional folded cascode(FC) and recycling cascode(RFC) OTA by employing a dynamic current boosted adaptive bias circuit and positive feedback with an improved current mirror. The proposed design is simulated in a cadence virtuoso analog design environment with SCL$0.18\ \mu m$standard CMOS technology. Simulation results indicate that the proposed OTA achieves a slew rate (SR), gain bandwidth (GBW), and settling time of$110 V/\mu s$, 224MHz and 14ns respectively at$400\ \mu A$biasing current that is better than some state-of-the-art recently published designs.
OpenAlex reports 8 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Improved recycling folded cascode(RFC) operational transconductance amplifier(OTA) is presented in this brief. Performance of the proposed OTA is significantly enhanced in comparison to conventional folded cascode(FC) and recycling cascode(RFC) OTA by employing a dynamic current boosted adaptive bias circuit and positive feedback with an improved current mirror. The proposed design is simulated in a cadence virtuoso analog design environment with SCL$0.18\ \mu m$standard CMOS technology. Simulation results indicate that the proposed OTA achieves a slew rate (SR), gain bandwidth (GBW), and settling time of$110 V/\mu s$, 224MHz and 14ns respectively at$400\ \mu A$biasing current that is better than some state-of-the-art recently published designs.
Key concepts: Slew rate, Cascode, Operational transconductance amplifier, Transconductance, Operational amplifier, Settling time, CMOS, Biasing