AES Algorithm Optimization and FPGA Implementation

Abstract AES is an existing encryption algorithm with strong anti-attack capability, fast encryption speed and good portability. Implementing AES algorithms on FPGA can process data faster. In order to improve the running speed of the overall system, the re-design uses a full-flow technology to implement the algorithm. And the algorithm is optimized,finally using quartus for synthesis.