20202020 IEEE 4th Information Technology, Networking, Electronic and Automation Control Conference (ITNEC)Requires access

Design of FIR filter based on FPGA

Sun Chao, Qi Hui, Tong Su, Ma Junzhi, Zhu Yongjie, Ding Jianjun

Open publisher page 3 citations

Abstract

The filter designed by the analog circuit has a big problem. It is extremely convenient to design the FIR filter in the FPGA. In the article we will introduce the whole process of the entire FIR filter from design, verification, simulation to implementation. This paper mainly explains the FIR filter principle and filter coefficient calculation, and simulates the linear filter with the sampling rate of 1Mhz, the passband is 120Khz, and the order is 15th order. Finally, the experimental verification is carried out through the FPGA board, and the corresponding The design of the required FIR filter.

About this research paper

What this paper is about

The filter designed by the analog circuit has a big problem. It is extremely convenient to design the FIR filter in the FPGA. In the article we will introduce the whole process of the entire FIR filter from design, verification, simulation to implementation. This paper mainly explains the FIR filter principle and filter coefficient calculation, and simulates the linear filter with the sampling rate of 1Mhz, the passband is 120Khz, and the order is 15th order. Finally, the experimental verification is carried out through the FPGA board, and the corresponding The design of the required FIR filter.

Why it matters

OpenAlex reports 3 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The filter designed by the analog circuit has a big problem. It is extremely convenient to design the FIR filter in the FPGA. In the article we will introduce the whole process of the entire FIR filter from design, verification, simulation to implementation. This paper mainly explains the FIR filter principle and filter coefficient calculation, and simulates the linear filter with the sampling rate of 1Mhz, the passband is 120Khz, and the order is 15th order. Finally, the experimental verification is carried out through the FPGA board, and the corresponding The design of the required FIR filter.

Key concepts: Filter design, Finite impulse response, Half-band filter, Filter (signal processing), Computer science, Butterworth filter, Low-pass filter, Voltage-controlled filter

Related papers

Back to paper searchBrowse research topicsOriginal source
Design of FIR filter based on FPGA — Research Paper | ScholarLens