Soft-Error-Tolerant Ultralow-Leakage 12T SRAM Bitcell Design
Jianwei Jiang, Dianpeng Lin, Jun Xiao, Shichang Zou
Abstract
Jianwei Jiang, Dianpeng Lin, Jun Xiao, Shichang Zou
Abstract
This paper proposes a novel soft-error-tolerant ultralow-leakage 12T bitcell. Compared with all the other considered bitcells, the proposed cell saves 90.76% leakage power and 18.43% write access time on average. Simulation results verify the basic functions and single event upset (SEU) tolerance of the proposed. Hence, it is an excellent choice for highly reliable ultralow-leakage applications like the Internet of Things (IoT).
OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper proposes a novel soft-error-tolerant ultralow-leakage 12T bitcell. Compared with all the other considered bitcells, the proposed cell saves 90.76% leakage power and 18.43% write access time on average. Simulation results verify the basic functions and single event upset (SEU) tolerance of the proposed. Hence, it is an excellent choice for highly reliable ultralow-leakage applications like the Internet of Things (IoT).
Key concepts: Leakage (economics), Soft error, Leakage power, Computer science, Static random-access memory, Embedded system, Electronic engineering, Reliability engineering