2018•Unpublished venueRequires access
A Novel Approach for Low leakage, High performance Universal Gate Implementation in Deep Submicron Regime using subthreshold Leakage Control Techniques
M Saraswati, K. Srinivasa Rao, D. Sreenivasa Rao
Open publisher page 0 citations
Abstract
This record does not include an abstract. Use the full-text link above if available.