An Analytical Approach for Three-Valued Multiplexer and Demultiplexers
R. N. Uma Mahesh
Abstract
R. N. Uma Mahesh
Abstract
The next level of the Digital Design after the binary logic is ternary logic. The 3-valued logic comprises of 3 states i.e. 0, 1, 2 states. The 3- Valued logic uses less number of bits to represent the number compare to 2-valued logic. Here the Ternary multiplexers & Demultiplexers are designed which plays a major role in design of Ternary Combinational Circuits. In General, the Selection line is used for selection of inputs and outputs in Multiplexer and Demultiplexer. The Ternary Multiplexer Plays an important role in selection of Switches and also contributes a major part in designing of filters. i.e. Ternary IIR Filter Design and Ternary FIR Filter Design.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The next level of the Digital Design after the binary logic is ternary logic. The 3-valued logic comprises of 3 states i.e. 0, 1, 2 states. The 3- Valued logic uses less number of bits to represent the number compare to 2-valued logic. Here the Ternary multiplexers & Demultiplexers are designed which plays a major role in design of Ternary Combinational Circuits. In General, the Selection line is used for selection of inputs and outputs in Multiplexer and Demultiplexer. The Ternary Multiplexer Plays an important role in selection of Switches and also contributes a major part in designing of filters. i.e. Ternary IIR Filter Design and Ternary FIR Filter Design.
Key concepts: Multiplexer, Demultiplexer, Ternary operation, Logic synthesis, Computer science, Logic gate, Logic family, Selection (genetic algorithm)