Logic design and implementation in a pumped tunnel diode-transistor logic system
Sheldon B. Akers, Edward P. Stabler
Abstract
Sheldon B. Akers, Edward P. Stabler
Abstract
The logic design technique and the method of implementing logic design with a 200-mc (megacycle) logic module are described. The logic design technique results in a design which conforms to the constraints on fan-in, fan-out, and timing which are required for satisfactory module operation. The implementation method takes account of the transmission time delay between modules. The design and construction constraints required for this system are typical for a wide variety of high-speed logic systems.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The logic design technique and the method of implementing logic design with a 200-mc (megacycle) logic module are described. The logic design technique results in a design which conforms to the constraints on fan-in, fan-out, and timing which are required for satisfactory module operation. The implementation method takes account of the transmission time delay between modules. The design and construction constraints required for this system are typical for a wide variety of high-speed logic systems.
Key concepts: Diode–transistor logic, Logic family, Pass transistor logic, Resistor–transistor logic, Logic optimization, Logic gate, Logic synthesis, Logic level