Design of ALU using dual mode logic with optimized power and speed
Neetika Yadav, Preeti Kumari
Abstract
Neetika Yadav, Preeti Kumari
Abstract
In this paper, a design of an Arithmetic Logic Unit (ALU) by taking advantage of the concept of dual mode logic (DML) technique has been implemented. ALU is one of the most significant component of any computing system be it microprocessors, embedded structures or any other computational device. In this, ALU consists of 4×1 multiplexer, 2-input and unit, 2-input or unit, 2-input exor unit and a full adder designed to implement logic operations, such as and, or, exor and arithmetic operation of addition using a full adder. DML technique has been used for designing of multiplexer, full adder, and unit, or unit and exor unit which are then associated to realize the DML based ALU. Power of static CMOS ALU and delay of domino ALU architecture were calculated which were then compared with static mode and dynamic mode of DML based ALU respectively. This is designed and simulated using Mentor Graphics Pyxis Schematic Tool with 1.8 V supply voltage and 180 nanometer(nm) technology.
OpenAlex reports 12 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this paper, a design of an Arithmetic Logic Unit (ALU) by taking advantage of the concept of dual mode logic (DML) technique has been implemented. ALU is one of the most significant component of any computing system be it microprocessors, embedded structures or any other computational device. In this, ALU consists of 4×1 multiplexer, 2-input and unit, 2-input or unit, 2-input exor unit and a full adder designed to implement logic operations, such as and, or, exor and arithmetic operation of addition using a full adder. DML technique has been used for designing of multiplexer, full adder, and unit, or unit and exor unit which are then associated to realize the DML based ALU. Power of static CMOS ALU and delay of domino ALU architecture were calculated which were then compared with static mode and dynamic mode of DML based ALU respectively. This is designed and simulated using Mentor Graphics Pyxis Schematic Tool with 1.8 V supply voltage and 180 nanometer(nm) technology.
Key concepts: Arithmetic logic unit, Adder, Multiplexer, Computer science, Domino logic, Schematic, Computer hardware, Logic gate