A correlator-based FPGA implementation of a QAM system
Brayan J. Saenz, Ivan Ladino
Abstract
Brayan J. Saenz, Ivan Ladino
Abstract
In this paper is presented a simple and quite general QAM Modulation Scheme implemented on FPGA. The coder and decoder blocks of the system are designed and implemented in VHDL, so resulting in parametrized entities capable of operating both as PAM and QAM schemes. The design of these blocks results in a simple regular structure, which is replicated as much as desired, allowing large enough QAM and PAM signal spaces, i.e. with a large bit throughput.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this paper is presented a simple and quite general QAM Modulation Scheme implemented on FPGA. The coder and decoder blocks of the system are designed and implemented in VHDL, so resulting in parametrized entities capable of operating both as PAM and QAM schemes. The design of these blocks results in a simple regular structure, which is replicated as much as desired, allowing large enough QAM and PAM signal spaces, i.e. with a large bit throughput.
Key concepts: Quadrature amplitude modulation, QAM, Computer science, Field-programmable gate array, VHDL, Throughput, Simple (philosophy), Scheme (mathematics)