Design, simulation and analysis of energy efficient 1-bit full adder at 90nm CMOS technology for deep submicron levels

Previously published research works have proposed several designs for low power hybrid full adder cells and analyzed their power-delay performance against standard logic styles in various simulation environments. In this paper, a 1-bit energy efficient hybrid full adder cell has been proposed and its performance in terms of power, delay and power-delay product (PDP) has been compared with that of existing full adder cells designed and simulated using different CMOS logic styles. Results have shown that the proposed 12T hybrid full adder cell exhibits least power consumption and propagation delay in the voltage range of 0.8 volts to 2.4 volts. The circuits have been designed and simulated at 90nm BSIM 3v3 technology using Tanner EDA tool.