An architecture for globally-synchronous locally-asynchronous systems on FPGAs
Duarte L. Oliveira, Lester A. Faria, Higor A. Delsoto, Kledermon Garcia
Abstract
Duarte L. Oliveira, Lester A. Faria, Higor A. Delsoto, Kledermon Garcia
Abstract
Taking advantage of synchronous and asynchronous paradigms, a new style of design called Globally Synchronous Locally Asynchronous (GSLA) has achieved very interesting results. In this paper, we propose a high-performance interface that allows the communication of synchronous to asynchronous to synchronous modules. Internally, the proposed interface comprises an asynchronous module. The GSLA design style is the most suitable one for FPGA (Field-Programmable Gate Array) platforms, because it facilitates the SoC (Systems-on-Chip) design. Through a case study, the “differential equation solver”, we show that the proposed interface presents a reduction of 33% in the processing time when compared with a synchronous design. The proposed interface lets you interact with other synchronous modules in a frequency up to 500 MHz.
OpenAlex reports 3 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Taking advantage of synchronous and asynchronous paradigms, a new style of design called Globally Synchronous Locally Asynchronous (GSLA) has achieved very interesting results. In this paper, we propose a high-performance interface that allows the communication of synchronous to asynchronous to synchronous modules. Internally, the proposed interface comprises an asynchronous module. The GSLA design style is the most suitable one for FPGA (Field-Programmable Gate Array) platforms, because it facilitates the SoC (Systems-on-Chip) design. Through a case study, the “differential equation solver”, we show that the proposed interface presents a reduction of 33% in the processing time when compared with a synchronous design. The proposed interface lets you interact with other synchronous modules in a frequency up to 500 MHz.
Key concepts: Asynchronous communication, Computer science, Field-programmable gate array, Interface (matter), Asynchronous system, Computer architecture, Solver, Embedded system