PERFORMANCE EVALUATION OF EFFICIENT STRUCTURE FOR FIR DECIMATION FILTERS USING POLYPHASE DECOMPOSITION TECHNIQUE
Gopal S. Gawande, Bhavna R. Pawar, K. B. Khanchandani
Abstract
Gopal S. Gawande, Bhavna R. Pawar, K. B. Khanchandani
Abstract
Multirate signal processing is an enabling technology that brings DSP techniques to theapplications requiring low-cost and high sample rates. Multirate filtering technique is widely used for meeting the sampling rates of different systems. This paper provides implementation and performance comparison ofvarious structures for Decimators usingPolyphase decomposition technique.Polyphase decomposition technique reduces the computational complexity and adopts parallelism. The digital FIR decimator is designed using Filter Design and Analysis (FDA) tool.The structures are synthesized for Spartan6 Field Programmable Gate Array (FPGA) board using Xilinx System Generator. The performance indices for comparing implemented structures using FPGA platform are also proposed in this paper. The proposed efficient polyphase structure consumes 249mWpowers and operates at 121 MHz speed. The efficient structure also yields higher throughput and computation rate compare to other structures used for decimation.The efficient structure shows promising results over the other decimators.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Multirate signal processing is an enabling technology that brings DSP techniques to theapplications requiring low-cost and high sample rates. Multirate filtering technique is widely used for meeting the sampling rates of different systems. This paper provides implementation and performance comparison ofvarious structures for Decimators usingPolyphase decomposition technique.Polyphase decomposition technique reduces the computational complexity and adopts parallelism. The digital FIR decimator is designed using Filter Design and Analysis (FDA) tool.The structures are synthesized for Spartan6 Field Programmable Gate Array (FPGA) board using Xilinx System Generator. The performance indices for comparing implemented structures using FPGA platform are also proposed in this paper. The proposed efficient polyphase structure consumes 249mWpowers and operates at 121 MHz speed. The efficient structure also yields higher throughput and computation rate compare to other structures used for decimation.The efficient structure shows promising results over the other decimators.
Key concepts: Polyphase system, Decimation, Field-programmable gate array, Cascaded integrator–comb filter, Digital signal processing, Finite impulse response, Computer science, Throughput