The design of the MasPar MP-1: a cost effective massively parallel computer
John Nickolls
Abstract
John Nickolls
Abstract
The design and implementation of the MasPar MP-1 are described. It is a general-purpose massively parallel computer system that achieves peak computation rates beyond a billion floating point operations per second yet is priced like a minicomputer. The architecture of the MP-1 is scalable in a way that permits its computational power to be increased along two axes: the performance of each processor and the number of processors. This feasibility is well matched to VLSI technology where circuit densities continue to increase at a rapid rate. The scalable nature of massively parallel systems protects the customers' software investment while providing an increasing performance in successive products. The array control unit, processor array, processor elements, memory, X-Net mesh interconnect, and multistage crossbar interconnect are discussed.>
OpenAlex reports 160 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The design and implementation of the MasPar MP-1 are described. It is a general-purpose massively parallel computer system that achieves peak computation rates beyond a billion floating point operations per second yet is priced like a minicomputer. The architecture of the MP-1 is scalable in a way that permits its computational power to be increased along two axes: the performance of each processor and the number of processors. This feasibility is well matched to VLSI technology where circuit densities continue to increase at a rapid rate. The scalable nature of massively parallel systems protects the customers' software investment while providing an increasing performance in successive products. The array control unit, processor array, processor elements, memory, X-Net mesh interconnect, and multistage crossbar interconnect are discussed.>
Key concepts: Massively parallel, Computer science, Scalability, Parallel computing, Very-large-scale integration, Interconnection, Software, Crossbar switch