A ew /S Co-design Methodology to enerate a System evel Platform Based on ISA
Shao Pu Yang, Yu Qian, Hang Tie-Jun, Shan Rui, Hou Chao-Huan
Abstract
Shao Pu Yang, Yu Qian, Hang Tie-Jun, Shan Rui, Hou Chao-Huan
Abstract
A new methodology to build HW/SW co-design platform based on machine description language-LISA is presented in this paper. The most important aims of this method are to model a retargetable processor at the early stage of HW/SW co-design so as to get optimum results for system level analysis. Also it helps to speed up time-to-market and ease manual work. Furthermore, this method is flexible and can be used for designing either general purpose processor (GPP) or application specified instruction-set processor (ASIP). With the design flow, we have been able to verify and evaluate one VLIW processor - SuperV2 in less than one month.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A new methodology to build HW/SW co-design platform based on machine description language-LISA is presented in this paper. The most important aims of this method are to model a retargetable processor at the early stage of HW/SW co-design so as to get optimum results for system level analysis. Also it helps to speed up time-to-market and ease manual work. Furthermore, this method is flexible and can be used for designing either general purpose processor (GPP) or application specified instruction-set processor (ASIP). With the design flow, we have been able to verify and evaluate one VLIW processor - SuperV2 in less than one month.
Key concepts: Very long instruction word, Computer science, Instruction set, Processor design, Computer architecture, Design flow, Set (abstract data type), Design methods