A low-cost carry look-ahead adder for flying-adder frequency synthesizer
Pao-Lung Chen
Abstract
Pao-Lung Chen
Abstract
This paper presents a compact and cost-effective carry look-ahead adder for fractional accumulator in flying-adder frequency synthesizer. The fractional accumulator design is critical in flying-adder frequency synthesizer. Conventional carry look-ahead adder is replaced with a two-bit carry look-ahead adder and another D flip-flop to serve as basic module to construct the adder. The power consumption is approximately 59% of conventional approach. The proposed method eliminates the large gate area in conventional method that can greatly reduce the hardware cost. Measurements show that the output frequency error is less than 3 ppm.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper presents a compact and cost-effective carry look-ahead adder for fractional accumulator in flying-adder frequency synthesizer. The fractional accumulator design is critical in flying-adder frequency synthesizer. Conventional carry look-ahead adder is replaced with a two-bit carry look-ahead adder and another D flip-flop to serve as basic module to construct the adder. The power consumption is approximately 59% of conventional approach. The proposed method eliminates the large gate area in conventional method that can greatly reduce the hardware cost. Measurements show that the output frequency error is less than 3 ppm.
Key concepts: Adder, Carry-save adder, Serial binary adder, Look-ahead, Carry (investment), Accumulator (cryptography), Computer science, Electronic engineering