2005RelayRequires access

Implementation of an intelligent digital phase-locked loop based on FPGA

Daozhuo Jiang

Open publisher page 0 citations

Abstract

The fundamental principle and the realization process of digital phase-locked loop are analyzed. This paper expounds a method of high precision digital locked phase with the phase-locked loop of FPGA. The proposed method has properties of programmable function, the simple circuit, quick-operating capture, high precision of frequency tracking, etc. It is confirmed through simulation.

About this research paper

What this paper is about

The fundamental principle and the realization process of digital phase-locked loop are analyzed. This paper expounds a method of high precision digital locked phase with the phase-locked loop of FPGA. The proposed method has properties of programmable function, the simple circuit, quick-operating capture, high precision of frequency tracking, etc. It is confirmed through simulation.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The fundamental principle and the realization process of digital phase-locked loop are analyzed. This paper expounds a method of high precision digital locked phase with the phase-locked loop of FPGA. The proposed method has properties of programmable function, the simple circuit, quick-operating capture, high precision of frequency tracking, etc. It is confirmed through simulation.

Key concepts: Field-programmable gate array, Phase-locked loop, Realization (probability), Computer science, Loop (graph theory), Process (computing), Phase (matter), Simple (philosophy)

Related papers

Back to paper searchBrowse research topicsOriginal source
Implementation of an intelligent digital phase-locked loop based on FPGA — Research Paper | ScholarLens