Implementation of an intelligent digital phase-locked loop based on FPGA
Daozhuo Jiang
Abstract
Daozhuo Jiang
Abstract
The fundamental principle and the realization process of digital phase-locked loop are analyzed. This paper expounds a method of high precision digital locked phase with the phase-locked loop of FPGA. The proposed method has properties of programmable function, the simple circuit, quick-operating capture, high precision of frequency tracking, etc. It is confirmed through simulation.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The fundamental principle and the realization process of digital phase-locked loop are analyzed. This paper expounds a method of high precision digital locked phase with the phase-locked loop of FPGA. The proposed method has properties of programmable function, the simple circuit, quick-operating capture, high precision of frequency tracking, etc. It is confirmed through simulation.
Key concepts: Field-programmable gate array, Phase-locked loop, Realization (probability), Computer science, Loop (graph theory), Process (computing), Phase (matter), Simple (philosophy)