ScholarLens Back to search
2005•Telecommunication EngineeringRequires access

Implementation of DDS Based on SOPC

Yuhua Wang

Open publisher page 1 citations

Abstract

The theory of DDS and the implementation of DDS based on SOPC are introduced,and DDS signal source is designed by using Cyclone apparatus as a core.The realization of the frequency,prefabricate and step move of the phase and amplitude is controlled by the Nios soft core CPU which is embeded in FPGA.The Sine look-up table is placed on FPGA's RAM,and the logistic unit of FPGA is used to realize phasic addition and other digital logic functions.The DDS signal source whose two phases are in quadrature is realized.

About this research paper

What this paper is about

The theory of DDS and the implementation of DDS based on SOPC are introduced,and DDS signal source is designed by using Cyclone apparatus as a core.The realization of the frequency,prefabricate and step move of the phase and amplitude is controlled by the Nios soft core CPU which is embeded in FPGA.The Sine look-up table is placed on FPGA's RAM,and the logistic unit of FPGA is used to realize phasic addition and other digital logic functions.The DDS signal source whose two phases are in quadrature is realized.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The theory of DDS and the implementation of DDS based on SOPC are introduced,and DDS signal source is designed by using Cyclone apparatus as a core.The realization of the frequency,prefabricate and step move of the phase and amplitude is controlled by the Nios soft core CPU which is embeded in FPGA.The Sine look-up table is placed on FPGA's RAM,and the logistic unit of FPGA is used to realize phasic addition and other digital logic functions.The DDS signal source whose two phases are in quadrature is realized.

Key concepts: Field-programmable gate array, Computer science, Nios II, Lookup table, Direct digital synthesizer, Realization (probability), Computer hardware, Embedded system

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Implementation of DDS Based on SOPC — Research Paper | ScholarLens