2012Electronic Design EngineeringRequires access

Design of DDS IP core based on FPGA

Jianping Shi

Open publisher page 0 citations

Abstract

The method of developing DDS IP core based on FPGA is studied in this paper making use of development tools Quartus II 7.2 of Altera company,the simulation result is also given.Taking Nios II soft-core as a CPU and combining a DDS IP core that is encapsulated in SOPC Builder component,a system on programmable chip(SOPC) is built to realize a signal generator.Most of the functions are completed in the FPGA,using SOPC technology to design hardware development platform of signal generator with only one FPGA chip so as to simplify design and to develop the stability and reliability of the system.

About this research paper

What this paper is about

The method of developing DDS IP core based on FPGA is studied in this paper making use of development tools Quartus II 7.2 of Altera company,the simulation result is also given.Taking Nios II soft-core as a CPU and combining a DDS IP core that is encapsulated in SOPC Builder component,a system on programmable chip(SOPC) is built to realize a signal generator.Most of the functions are completed in the FPGA,using SOPC technology to design hardware development platform of signal generator with only one FPGA chip so as to simplify design and to develop the stability and reliability of the system.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The method of developing DDS IP core based on FPGA is studied in this paper making use of development tools Quartus II 7.2 of Altera company,the simulation result is also given.Taking Nios II soft-core as a CPU and combining a DDS IP core that is encapsulated in SOPC Builder component,a system on programmable chip(SOPC) is built to realize a signal generator.Most of the functions are completed in the FPGA,using SOPC technology to design hardware development platform of signal generator with only one FPGA chip so as to simplify design and to develop the stability and reliability of the system.

Key concepts: Field-programmable gate array, Nios II, Embedded system, System on a chip, Reliability (semiconductor), Computer science, Chip, Computer hardware

Related papers

Back to paper searchBrowse research topicsOriginal source
Design of DDS IP core based on FPGA — Research Paper | ScholarLens