The Design of PCI Bus Interface Based on FPGA
Dsp Lab
Abstract
Dsp Lab
Abstract
The paper presents a method of high efficiency PCI bus design using PCI macro core logic.This method integrates the PCI interface logic and PCI user's logic in one FPGA chip,and then we can simulate and test the whole logic from the top layer,which shorten the development period and improve the system integration degree and capability effectively.The paper describes the structure and principle of PCI interface logic emphatically and analyzes the key of the timing design.Finally the software and hardware design scheme and simulation result of a typical application are given to demonstrate the effectiveness of our method.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The paper presents a method of high efficiency PCI bus design using PCI macro core logic.This method integrates the PCI interface logic and PCI user's logic in one FPGA chip,and then we can simulate and test the whole logic from the top layer,which shorten the development period and improve the system integration degree and capability effectively.The paper describes the structure and principle of PCI interface logic emphatically and analyzes the key of the timing design.Finally the software and hardware design scheme and simulation result of a typical application are given to demonstrate the effectiveness of our method.
Key concepts: PCI configuration space, PCI Express, Conventional PCI, Computer science, Field-programmable gate array, Interface (matter), Embedded system, Key (lock)