Design of FPGA-Based Serial-Parallel FIR Filter
Yong Sen Wei
Abstract
Yong Sen Wei
Abstract
According to the characteristics of FIR filter and distributed algorithm(DA),the theory and method of FIR Filter was realized using DA based on FPGA.On the basis of table partitioning,the designation of FIR filters was optimized by serial-parallel arithmetic aiming at filters with higher order while saving the hardware it would use.16-order FIR filters was designed by serial and parallel DA and simulated in Quartus Ⅱ 7.0.Results showed that the FIR filters were with small resource usage and high speed compared with traditional methods.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
According to the characteristics of FIR filter and distributed algorithm(DA),the theory and method of FIR Filter was realized using DA based on FPGA.On the basis of table partitioning,the designation of FIR filters was optimized by serial-parallel arithmetic aiming at filters with higher order while saving the hardware it would use.16-order FIR filters was designed by serial and parallel DA and simulated in Quartus Ⅱ 7.0.Results showed that the FIR filters were with small resource usage and high speed compared with traditional methods.
Key concepts: Finite impulse response, Field-programmable gate array, Computer science, Lookup table, Filter (signal processing), Parallel computing, Computer hardware, Arithmetic