Designing Digital-Calculagraph By Verilog HDL
Ouyang Ling
Abstract
Ouyang Ling
Abstract
The paper introduces a design project of Digital\|Calculagraph by Verilog HDL. Using the Hardware Description language to design Digital\|Calculagraph has advantages such as low cost, simply to design, easy to expand. It analyzes the total configuration of the system, gives the HDL description of each part of logic electric circuits and the synthetical result of the electric circuit.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The paper introduces a design project of Digital\|Calculagraph by Verilog HDL. Using the Hardware Description language to design Digital\|Calculagraph has advantages such as low cost, simply to design, easy to expand. It analyzes the total configuration of the system, gives the HDL description of each part of logic electric circuits and the synthetical result of the electric circuit.
Key concepts: Verilog, Register-transfer level, Computer science, Hardware description language, Digital electronics, Electronic circuit design, Electronic circuit, Computer hardware