2004Telecommunication EngineeringRequires access

Design and Implementation of Base-6 FFT Algorithm on FPGA

Qingming Yi

Open publisher page 0 citations

Abstract

A method of digital signal processing based on FPGA chip is presented. The system function is described by VHDL and circuit diagram, compiled and synthesized with MAX+plus II, and implemented in a FPGA chip in series of FLEX10K from Altera company. In this way base-6 FFT algorithm is implemented, and the simulation results are also presented. The Fast Fourier Transform(FFT) algorithm running on FPGA chip has the advantages of high speed and excellent anti-disturb capability, and the FFT algorithm designed by VHDL based on IP core can be used repeatedly so as to improve the design efficiency.

About this research paper

What this paper is about

A method of digital signal processing based on FPGA chip is presented. The system function is described by VHDL and circuit diagram, compiled and synthesized with MAX+plus II, and implemented in a FPGA chip in series of FLEX10K from Altera company. In this way base-6 FFT algorithm is implemented, and the simulation results are also presented. The Fast Fourier Transform(FFT) algorithm running on FPGA chip has the advantages of high speed and excellent anti-disturb capability, and the FFT algorithm designed by VHDL based on IP core can be used repeatedly so as to improve the design efficiency.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A method of digital signal processing based on FPGA chip is presented. The system function is described by VHDL and circuit diagram, compiled and synthesized with MAX+plus II, and implemented in a FPGA chip in series of FLEX10K from Altera company. In this way base-6 FFT algorithm is implemented, and the simulation results are also presented. The Fast Fourier Transform(FFT) algorithm running on FPGA chip has the advantages of high speed and excellent anti-disturb capability, and the FFT algorithm designed by VHDL based on IP core can be used repeatedly so as to improve the design efficiency.

Key concepts: VHDL, Fast Fourier transform, Field-programmable gate array, Computer science, Algorithm, Chip, Embedded system, Prime-factor FFT algorithm

Related papers

Back to paper searchBrowse research topicsOriginal source
Design and Implementation of Base-6 FFT Algorithm on FPGA — Research Paper | ScholarLens