Yubo Duan, Sinopec Da
Abstract
Based on the analysis of the FFT algorithm,a reasonable logic structure for a 8-point,32-bit FFT processor is described and the simulating result is given in this paper.The processor is implemented on the FLEX10K family of FPGAs.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Based on the analysis of the FFT algorithm,a reasonable logic structure for a 8-point,32-bit FFT processor is described and the simulating result is given in this paper.The processor is implemented on the FLEX10K family of FPGAs.
Key concepts: Fast Fourier transform, Field-programmable gate array, Computer science, Parallel computing, Embedded system, Computer hardware, Point (geometry), Split-radix FFT algorithm