CORDIC-based VLSI implement of multiplier
Zhou Hong-an
Abstract
Zhou Hong-an
Abstract
To solve larger integer multiplication based on CORDIC,the improved measuring method of encoding Z-input on traditional CORDIC algorithm was proposed.The pipeline structure of this CORDIC algorithm and its VHDL code were elucidated.Simulation results were basically in agreement with theoretical value.The improvement on CORDIC algorithm is suitable for FPGA chips to run it.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
To solve larger integer multiplication based on CORDIC,the improved measuring method of encoding Z-input on traditional CORDIC algorithm was proposed.The pipeline structure of this CORDIC algorithm and its VHDL code were elucidated.Simulation results were basically in agreement with theoretical value.The improvement on CORDIC algorithm is suitable for FPGA chips to run it.
Key concepts: CORDIC, VHDL, Field-programmable gate array, Multiplier (economics), Pipeline (software), Very-large-scale integration, Computer science, Arithmetic