ScholarLens Back to search
2005•Guangdian gongchengRequires access

Design of real-time FFT processing system using double digital signal processor

Jianfeng Lu

Open publisher page 0 citations

Abstract

In order to meet the requirement of real-time image processing, a system of real-time implementation on Fast Fourier Transform (FFT) is proposed. The system uses two TI’s TMS320C6416 as the core processor and a programmable logical array CPLD for logic control, and applies two field programmable grate arrays (FPGA) to implement image preprocessing and the communication between two DSPs. Experiment results show that the system only takes 178μs to implement one-dimension FFT and iFFT of 1024 dots.

About this research paper

What this paper is about

In order to meet the requirement of real-time image processing, a system of real-time implementation on Fast Fourier Transform (FFT) is proposed. The system uses two TI’s TMS320C6416 as the core processor and a programmable logical array CPLD for logic control, and applies two field programmable grate arrays (FPGA) to implement image preprocessing and the communication between two DSPs. Experiment results show that the system only takes 178μs to implement one-dimension FFT and iFFT of 1024 dots.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

In order to meet the requirement of real-time image processing, a system of real-time implementation on Fast Fourier Transform (FFT) is proposed. The system uses two TI’s TMS320C6416 as the core processor and a programmable logical array CPLD for logic control, and applies two field programmable grate arrays (FPGA) to implement image preprocessing and the communication between two DSPs. Experiment results show that the system only takes 178μs to implement one-dimension FFT and iFFT of 1024 dots.

Key concepts: Fast Fourier transform, Computer science, Field-programmable gate array, Complex programmable logic device, Digital signal processing, Computer hardware, Preprocessor, Digital signal processor

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Design of real-time FFT processing system using double digital signal processor — Research Paper | ScholarLens