2008•Microcomputer InformationRequires access

Design of Real-Time Image Processor Based on FPGA and Double DSP

Yan Bin Shi

Open publisher page 0 citations

Abstract

To meet the high speed real-time image processing, an architecture in a parallel system based on Field Programmable Gate Array (FPGA)is presented, which core image data calculation units are two Digital Signal Processor (DSP)chips TMS320C6416. In system, DSPs process the image data, the logic control of the whole system are implemented by FPGA, including Inter-Integrated Cir-cuit(I2C)bus configuration. The conclusion indicate that under the novel image data transmission channel based on Peripheral Compo-nent Interconnect (PCI)bus, the system can satisfy the real-time processing , and realize the algorithm of image processing such as Fast Fourier Transform(FFT)and edge detection.

About this research paper

What this paper is about

To meet the high speed real-time image processing, an architecture in a parallel system based on Field Programmable Gate Array (FPGA)is presented, which core image data calculation units are two Digital Signal Processor (DSP)chips TMS320C6416. In system, DSPs process the image data, the logic control of the whole system are implemented by FPGA, including Inter-Integrated Cir-cuit(I2C)bus configuration. The conclusion indicate that under the novel image data transmission channel based on Peripheral Compo-nent Interconnect (PCI)bus, the system can satisfy the real-time processing , and realize the algorithm of image processing such as Fast Fourier Transform(FFT)and edge detection.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

To meet the high speed real-time image processing, an architecture in a parallel system based on Field Programmable Gate Array (FPGA)is presented, which core image data calculation units are two Digital Signal Processor (DSP)chips TMS320C6416. In system, DSPs process the image data, the logic control of the whole system are implemented by FPGA, including Inter-Integrated Cir-cuit(I2C)bus configuration. The conclusion indicate that under the novel image data transmission channel based on Peripheral Compo-nent Interconnect (PCI)bus, the system can satisfy the real-time processing , and realize the algorithm of image processing such as Fast Fourier Transform(FFT)and edge detection.

Key concepts: Computer science, Field-programmable gate array, Digital signal processing, Fast Fourier transform, Computer hardware, Image processing, Embedded system, Digital image processing

Related papers

Back to paper searchBrowse research topicsOriginal source
Design of Real-Time Image Processor Based on FPGA and Double DSP — Research Paper | ScholarLens