Gigabit Ethernet's Design and Implementation Based on SerDes
Baisong Pan
Abstract
Baisong Pan
Abstract
The backplane's interconnection is achieved by using SerDes as the PHYsical layer so that each unit isplugged into the backplane board interconnects by Gigabit Ethernet protocol. This paper describes the basic architecture and interconnection method. The interface of Gigabit Ethernet is realized by using the chip of cycloneIV from Altera and is interconnected with Broadcom's Gigabit Ethernet switch chip via SerDes. The test results and conclusions of the design are completely given in the paper.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The backplane's interconnection is achieved by using SerDes as the PHYsical layer so that each unit isplugged into the backplane board interconnects by Gigabit Ethernet protocol. This paper describes the basic architecture and interconnection method. The interface of Gigabit Ethernet is realized by using the chip of cycloneIV from Altera and is interconnected with Broadcom's Gigabit Ethernet switch chip via SerDes. The test results and conclusions of the design are completely given in the paper.
Key concepts: SerDes, Gigabit Ethernet, Backplane, Computer science, Carrier Ethernet, Ethernet Powerlink, Gigabit, Embedded system