A Design of Switch Chip for Gigabit Ethernet Based on FPGAs
Xiong Liang-fang
Abstract
Xiong Liang-fang
Abstract
Gigabit Ethernet technology is widely used in Local Area Network (LAN) recently, Layer 2 (MAC) switch chip is the key chip based on which Gigabit Ethernet technology can be used. In this paper, a method that implements 8 ports Gigabit Ethernet switch chip on FPGA is introduced, and the simulation and verification results are given.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Gigabit Ethernet technology is widely used in Local Area Network (LAN) recently, Layer 2 (MAC) switch chip is the key chip based on which Gigabit Ethernet technology can be used. In this paper, a method that implements 8 ports Gigabit Ethernet switch chip on FPGA is introduced, and the simulation and verification results are given.
Key concepts: Gigabit Ethernet, Computer science, Synchronous Ethernet, Gigabit, Carrier Ethernet, Network interface controller, Embedded system, Ethernet