Wen An-ping
Abstract
Square-root raised cosine roll-off digital filter was widely applied to baseband shaping filter and match filter in modern digital communication.This paper introduces design,optimization and implementation with FPGA of square-root raised cosine roll-off digital filter.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Square-root raised cosine roll-off digital filter was widely applied to baseband shaping filter and match filter in modern digital communication.This paper introduces design,optimization and implementation with FPGA of square-root raised cosine roll-off digital filter.
Key concepts: Raised-cosine filter, Square root, Computer science, Filter (signal processing), Root (linguistics), Root-raised-cosine filter, Digital delay line, Digital filter