Yu Liu
Abstract
A new FPGA oriented FFT algorithm is presented in this paper.Using luxuriant logic cells,RAM,ROM and DSP blocks in the FPGA, a parallel core operation can be realized.Compared with the traditional structure FFT,our FFT operation speed is improved greatly.In this paper,we also compare the operation time with DSP oriented FFT operation time.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A new FPGA oriented FFT algorithm is presented in this paper.Using luxuriant logic cells,RAM,ROM and DSP blocks in the FPGA, a parallel core operation can be realized.Compared with the traditional structure FFT,our FFT operation speed is improved greatly.In this paper,we also compare the operation time with DSP oriented FFT operation time.
Key concepts: Fast Fourier transform, Computer science, Field-programmable gate array, Digital signal processing, Split-radix FFT algorithm, Parallel computing, Prime-factor FFT algorithm, Rader's FFT algorithm