Design of Finite State Machine Based on VHDL
Chen Wen-kai
Abstract
Chen Wen-kai
Abstract
Comparing two finite state machine, declare how to use VHDL to design a reliable and stable finite state machine. Due to the difference between the two finite state machine, then their stability is different with new method proposed in this paper, we can design a reliable and stable finite state machine when take normal code method.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Comparing two finite state machine, declare how to use VHDL to design a reliable and stable finite state machine. Due to the difference between the two finite state machine, then their stability is different with new method proposed in this paper, we can design a reliable and stable finite state machine when take normal code method.
Key concepts: Finite-state machine, VHDL, State (computer science), Computer science, Virtual finite-state machine, Finite state, Extended finite-state machine, Code (set theory)