Design of FIR Filter Based on FPGA
MA Caigen
Abstract
MA Caigen
Abstract
This paper introduces the design scheme of FIR filter based on FPGA,introduces that the design technology of FIR filter based on FPGA about digital system processing arithmetic.FIR filter adopts the basic structure of direct type,the results are got by the multiplication of 1×8,then shifting and adding.Integrating advanced software of EDA to design and achieve,and giving some emulator results.This design makes high use of hardware resource about FPGA,programming with VHDL language,achieving FIR filter with high sampling level based on FPGA.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper introduces the design scheme of FIR filter based on FPGA,introduces that the design technology of FIR filter based on FPGA about digital system processing arithmetic.FIR filter adopts the basic structure of direct type,the results are got by the multiplication of 1×8,then shifting and adding.Integrating advanced software of EDA to design and achieve,and giving some emulator results.This design makes high use of hardware resource about FPGA,programming with VHDL language,achieving FIR filter with high sampling level based on FPGA.
Key concepts: VHDL, Computer science, Field-programmable gate array, Finite impulse response, Computer hardware, Filter (signal processing), Filter design, Embedded system