LU Guo-bin
Abstract
3DES arithmetic encryption method for SRAM technique FPGA is introduced in this paper.It describes the model of the 3DES arithmetic encryption and the process of 3DES hardware design in detail.Finally,the 3DES arithmetic encrypt simulation timing diagram and the result of implementation on FPGA are presented in the paper.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
3DES arithmetic encryption method for SRAM technique FPGA is introduced in this paper.It describes the model of the 3DES arithmetic encryption and the process of 3DES hardware design in detail.Finally,the 3DES arithmetic encrypt simulation timing diagram and the result of implementation on FPGA are presented in the paper.
Key concepts: Encryption, Field-programmable gate array, Embedded system, Computer science, Static random-access memory, Arithmetic, Computer hardware, Operating system