ScholarLens Back to search
2009•Informatization ResearchRequires access

Design and Control of PCI Interface Circuit in Solid State Recorder

Ying Bo

Open publisher page 0 citations

Abstract

This paper introduces the design of solid state recorder system based on PCI Interface.The system utilizes a chip of high-speed FPGA and several large capacity memorizers to realize data buffer and stores large amount of data in high-speed data acquisition,and downloads real-time data to computer via PCI bus.In addition,this paper describes PCI9054 I/O accelerator's structure,function,bus operation and the mode of data transmission,and describes also the software and hardware design of PCI bus interface circuit based on PCI9054.Finally,a simple and high-efficiency application is suggested.

About this research paper

What this paper is about

This paper introduces the design of solid state recorder system based on PCI Interface.The system utilizes a chip of high-speed FPGA and several large capacity memorizers to realize data buffer and stores large amount of data in high-speed data acquisition,and downloads real-time data to computer via PCI bus.In addition,this paper describes PCI9054 I/O accelerator's structure,function,bus operation and the mode of data transmission,and describes also the software and hardware design of PCI bus interface circuit based on PCI9054.Finally,a simple and high-efficiency application is suggested.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper introduces the design of solid state recorder system based on PCI Interface.The system utilizes a chip of high-speed FPGA and several large capacity memorizers to realize data buffer and stores large amount of data in high-speed data acquisition,and downloads real-time data to computer via PCI bus.In addition,this paper describes PCI9054 I/O accelerator's structure,function,bus operation and the mode of data transmission,and describes also the software and hardware design of PCI bus interface circuit based on PCI9054.Finally,a simple and high-efficiency application is suggested.

Key concepts: PCI configuration space, PCI Express, Conventional PCI, Interface (matter), Computer hardware, Computer science, Field-programmable gate array, Embedded system

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Design and Control of PCI Interface Circuit in Solid State Recorder — Research Paper | ScholarLens