Design of Multi-channel Video Zoom Based on Bilinear Interpolation Algorithm
Chen Quan-bin
Abstract
Chen Quan-bin
Abstract
A multi-channel video zoom device,which bases on bilinear interpolation algorithm and FPGA hardware platform,is designed in this paper. The two lines pixels,which are next to the desired position,are stored in the RAM. The vertical interpolation data are calculated firstly. Then,the horizontal interpolation data are calculated. The image can be scaled in real time by using this device,which takes advantage of FPGA's parallel computation ability.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A multi-channel video zoom device,which bases on bilinear interpolation algorithm and FPGA hardware platform,is designed in this paper. The two lines pixels,which are next to the desired position,are stored in the RAM. The vertical interpolation data are calculated firstly. Then,the horizontal interpolation data are calculated. The image can be scaled in real time by using this device,which takes advantage of FPGA's parallel computation ability.
Key concepts: Bilinear interpolation, Computer science, Interpolation (computer graphics), Field-programmable gate array, Computation, Zoom, Image scaling, Channel (broadcasting)